

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/318,684	05/25/1999	ERIC C. HANNAH	INTL-0202-US	1769
75	90 01/11/2006		EXAMINER	
TIMOTHY N TROP			GURSHMAN, GRIGORY	
TROP PRUNER HU & MILES PC 8554 KATY FREEWAY			ART UNIT	PAPER NUMBER
SUITE 100 HOUSTON, TX 77024			2132	
			DATE MAILED: 01/11/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/318,684	HANNAH ET AL.			
		Examiner	Art Unit			
		Grigory Gurshman	2132			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period we are to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tim till apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 24 Oc	ctober 2005.				
•	This action is FINAL . 2b) ☐ This action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
-/-	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
4) 🖂	4)⊠ Claim(s) <u>1-6,8-9,11,13,14,16-21 and 29-36</u> is/are pending in the application.					
•	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	5) Claim(s) is/are allowed.					
6)⊠	6)⊠ Claim(s) <u>1-6,8,9,11,13,14,16-21 and 29-36</u> is/are rejected.					
7) 🗌	Claim(s) is/are objected to.					
8)□	Claim(s) are subject to restriction and/or	r election requirement.				
Applicat	ion Papers					
9)[]	The specification is objected to by the Examine	r.				
10)	The drawing(s) filed on is/are: a) acce	epted or b) \square objected to by the $\mathbb R$	Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is ob	jected to. See 37 CFR 1.121(d).			
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority (under 35 U.S.C. § 119					
•	Acknowledgment is made of a claim for foreign ☐ All b)☐ Some * c)☐ None of:)-(d) or (f).			
	1. Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No					
	3. Copies of the certified copies of the prior		ed in this National Stage			
	application from the International Bureau		- u			
- ;	See the attached detailed Office action for a list	or the centiled copies not receive	eu.			
Attachmen	et(s)					
	ce of References Cited (PTO-892)	4) Interview Summary				
	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	Paper No(s)/Mail Da 5) Notice of Informal F	ate Patent Application (PTO-152)			
	er No(s)/Mail Date	6) Other:	, ,			

Application/Control Number: 09/318,684 Page 2

Art Unit: 2132

DETAILED ACTION

Response to Arguments

- 1. Referring to claims 1-6, and 8-9, Applicant argues that Tsukamoto does not teach that the display and receiver are in separate housings. Examiner respectfully disagrees and points out that the Figs. 5 and 9 depict separate housings for the receiver and the display. With regard to the instant claims, Applicant argues that the basis for inherency is not provided. Examiner also disagrees with this assessment and maintains that Tsukamoto inherently teaches the receivers, which include a motherboard with a processor, and which receive two different types of serial bus interfaces, because Tsukamoto teaches the use of the receiver, which receives a broadcast video signal and supplies the broadcast signal to a decryption display device connected to the data bus (Tsukamot: Figure 5, #24; column 13, lines 53-66). Motherboard and the processor are the inherent features of any receiver.
- 2. Applicant's amendment of the independent claims 11 and 29 has nessecitated the new grounds of rejection.
- 3. Applicant arguments with regard to claims 11, 13 and 29-31 are most in view of the new grounds of rejection for the instant claims provided herein.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Application/Control Number: 09/318,684

Art Unit: 2132

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Page 3

- 5. Claims 1-6, and 8-9 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,699,426 to Tsukamoto et al.
- 6. In regards to claim 1, Tsukamoto discloses a receiver (Tsukamoto: Figure 5, #25) and a display (Figure 9). This meets the limitation of a "first and second housing; a receiver to receiver a digital television signal in said first housing; a digital television display in said second housing." The receiver receives a broadcast video signal and supplies the broadcast signal to a decryption display device connected to the data bus (Tsukamot: Figure 5, #24; column 13, lines 53-66). The bus meets the limitation of "a digital graphics bus coupled to said receiver in said first housing and said display in said second housing to transmit processed video data in a digital format from said first housing to said second housing." Tsukamoto also discloses a video data bus system which conveys digital video data signals (Tsukamoto: column 1, lines 21-22). This meets the limitation of "to transmit processed video data in a digital format from said first housing to said second housing.
- 7. In regards to claim 2-3, 5, and 8-9, it is inherent feature of receivers to include a motherboard with a processor, and to receive two different types of serial bus interfaces. Receivers also can receive a plurality of replaceable cards, such as a motherboard with a controller, and the cards are coupled by a bus.
- 8. In regards to claim 4, the encrypted video signal is transmitted from the encipherer, propagates through the switch and I/O port to the data bus. The encrypted video signal

Art Unit: 2132

is retrieved from the data bus and decrypted according to the received encryption key witch only can be decrypted by a device with the correct encryption key (Tsukamoto: column 14, lines 33-43).

9. In regards to claim 6, Tsukamoto discloses a tuner card (Tsukamoto: Figure 1, #30).

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claims 11, 13, 14, 16- 21, and 29-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,699,426 to Tsukamoto et al in view of U.S. Patent No. 5,916,736 to Ryan and further in view of U.S. Patent No 5,784,427 to Bennett et al.
- 12. In regards to claim 11, Tsukamoto discloses encrypting the digital signals at the receiver and decrypting them when they are received at the digital television, connected to the bus, if it has the correct decryption key (Tsukamoto: column 14, lines 33-43).

 Tsukamoto however does not disclose "two different levels of encryption."
- 13. Ryan discloses two different levels of encryption (Ryan: column 7, lines 15-20). It would have been obvious to one having ordinary skill in the art at the time the invention

Art Unit: 2132

was made to combine the method of encryption and decryption across a bus as disclosed by Tsukamoto with the method of two different levels of encryption as disclosed by Ryan in order to provide a completely secure technique for encrypting and decrypting of video type signals, which is fully compatible with all video tape formats and transmission systems (Ryan: column 7, lines 5-12). However, Tsukamoto and Ryan do no teach providing encryption/ decryption via linear feedback shift registers. Referring to the instant claims, Bennett discloses a linear feedback shift register for storing the value of the feedback and shift unit. A tap register stores a tap position indicator indicative of tap positions for the feedback and shift unit (Bennett: Abstract). Bennett discloses a tap register and combinatorial logic (Bennett: Figure 3). Bennett also discloses a memory device in figure 11. This meets the limitations of "tap register, combinatorial logic, and tap memory; linear feedback shift registers." An input sequence is injected into the shift register from an input register (Bennett: Figure 3; column 4, lines 5-7). This meets the limitation of "a combiner adapted to combine a seed signal together with feedback from said programmable tap register to create an input signal to said linear feedback shift register." Bennett also discloses a majority mask register which identifies bits that must be logically combined (Bennett: column 5, lines 54-56). The corresponding bits of a shift register and a majority mask register are logically combined in an exclusive or logic block (Bennett: column 5, lines 66-67). This meets the limitation of "a high level of encryption." The tap registers are programmable to allow the tap positions to be re-defined at any time (Bennett: column 5, lines 56-60).

Application/Control Number: 09/318,684 Page 6

Art Unit: 2132

15. It would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the method of encrypting data across a bus as disclosed by Tsukamoto using different encryption levels of Ryan with the linear feedback shift registers and tap registers as disclosed Bennett in order to reduce to a minimum the number of processing steps required in a processor, to achieve a particular operating function, such as a linear feedback shift or a stepping function used by encryption algorithms (Bennett: Abstract).

- 16. In regards to claims 13-14, and 29-30, Ryan discloses a fixed scrambling algorithm can be used on each field of information for a low level of security. For a higher level the scrambling sequence can be changed as a function of time or a function of the number of fields or frames already encrypted (Ryan: column 7, lines 15-20). This meets the limitation of "changing the level of encryption," and "changing to a higher level of encryption." Ryan also discloses different encryption sequences can be used for odd frames and even frames and each sequence can be periodically changed for each frame (Ryan: column 7, lines 21-24). This meets the limitation of "changing the encryption on the frame boundaries."
- 17. In regards to claim 20, the encrypted video signal is transmitted from the encipherer, propagates through the switch and I/O port to the data bus. The encrypted video signal is retrieved from the data bus and decrypted according to the received encryption key witch only can be decrypted by a device with the correct encryption key (Tsukamoto: column 14, lines 33-43).

Application/Control Number: 09/318,684

Art Unit: 2132

- 18. In regards to claim 21, Tsukamoto discloses that the decoder is adapted to decode digital video signals encoded in accordance with the MPEG Standard (Tsukamoto: column 4, lines 59-62).
- 19. In regards to claims 31, Tsukamoto discloses a digital graphics bus (Tsukamoto: column 1, lines 21-22).
- 20. Referring to claims 32-35, it is well known in the art to use TDMS links for transmitting blanking interval data. One of ordinary skill in the art would have been motivated to use TDMS links for transmitting blanking interval data for the efficiency and scalability provided by using the standard video transmission protocol.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Art Unit: 2132

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Grigory Gurshman whose telephone number is (571)272-3803. The examiner can normally be reached on 9 AM-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gilberto Barron can be reached on (571)272-3799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

(9.6)

Grigory Gurshman Examiner Art Unit 2132

ദ

GILBERTO BARRON JA.
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100